Factsheet IEEE 1394a-2000[®] - *SI16FWA20*

Link Layer Controller

Silicon Interfaces[®] Link core is a functional block available for insertion into a customer's ASIC design, which supports the IEEE 1394a-2000 Draft specifications for a high-speed serial bus. The *SI16FWA20* Link core is implemented using VHDL synthesizable code to provide portability across *Silicon Interfaces*[®] Gate Array and Cell-Based ASIC technologies.

SI16FWA20, **1394a-2000 Link Layer Controller** Core provides data packet delivery service for **Asynchronous** and **Isochronous** (real-time) data transmission. It performs arbitration request, packet generation and checking as well as data and acknowledgement transmission. Packet Generation includes setting up of **Packet Header**, **Address, Data CRC**, **Packet Channel, Destination Address** and **Transaction Code**. *Silicon Interfaces*[®] Link Layer Controller core also provides complete support for bus Cycle Master and cycle control operation. *SI16FWA20* is designed to support 100, 200 and 400 Mbps transmission, when used with the appropriate external **Physical Layer** device. This depends upon the speed provided with a 2-bit, 4-bit or 8-bit interface, which does not require special high-speed buffers. Besides, this version supports generation of **LPS** (Link Power Status) signal, based on the current mode in which the device operates (**Differentiated** or **Undifferentiated**).

SI16FWA20 highly integrated single-chip core is *Silicon Interfaces*[®] **Intellectual Property** and represents the company's proven **Link Layer** design experience as well as expertise in the field of complex designs. The complete modular design of *SI16FWA20* core facilitates easy customization in order to include value added distinguished features.

Product Specifications

- Modes: Asynchronous, Asynchronous Stream and Isochronous Stream
- Core: Fully synthesizable Register Transfer Level (RTL) VHDL
- Test Environment: Reusable Verilog with abundant scenarios
- Targeted FPGA: Xilinx Spartan-6 / Virtex-6
- Clock Frequency: 50 MHz

Options:

(May be separately priced)

Adaptations:

- 32-bit PCI Host Interface possible
- Interrupt-driven Host Interface

Add-ons:

- Generic 32-bit Host Interface
- An elaborate test suite containing assorted packets and sizes

Core to the Intelligent System[™]


Silicon Cores



Product Highlights

- Fully compliant with IEEE 1394a-2000 Standard
- PHY-Link I/F conforms to the specifications described in the section 5A of IEEE 1394a-2000 standard
- Half-duplex mode of operation
- Programmable bus rates of 100 / 200 / 400 Mbps
- Supports following Packet types: Asynchronous, Asynchronous Stream, Isochronous Stream and Cycle Start
- Supports, in all, 13 Packet Formats -10 Asynchronous, 1 Asynchronous Stream, 1 Isochronous and 1 Cycle Start
- Maximum payload sizes of 2 K bytes (Asynchronous) and 4 K bytes (Isochronous)
- Cycle Master cable
- 4 Kbytes of Transmit and Receive FIFO
- Supports both **Differentiated** and **Undifferentiated** modes
- Disabling of PHY-Link I/F through LPS output pin
- Restoring of PHY-Link I/F through LinkOn_digital input pin
- Reception of Isochronous Stream Packets regardless of Isochronous period
- Supports transmission of concatenated packets at assorted modes and speeds
- Selective programming of arbitration enhancements through Acceleration Control Request

LLC Block Representative Schematic of SI16FWA20



Host Interface: The **Host Interface** allows the *SI16FWA20* to be easily connected to most 32-bit **Host** processors. The **Host Interface** comprises a 32-bit data bus and an 8-bit Address Bus.

Physical Interface: This module provides services to the **Transmitter** and **Receiver**, which include gaining access to the serial bus, sending packets, receiving packets, and sending and receiving **Acknowledge Packets** to and from the **PHY**. **Physical Interface** module encodes the output whenever set to the **Differentiated** mode of operation.

Transmit and Receive FIFO: *SI16FWA20* contains a 4 Kbytes FIFO block, which primarily contains two Transmit sub-FIFOs i.e. ATF (Asynchronous Transmit FIFO) and ITF (Isochronous Transmit FIFO) and one Receive sub-FIFO i.e. GRF (General Receive FIFO). This software configurable FIFO unit allows customization of each sub-FIFO for individual applications.

 $Tx\ /\ Rx\ Controller:$ The Tx / Rx controller generates signals for controlling Transmit and Receive operations.

Transmitter: The Transmitter retrieves data from either the ATF or the ITF and creates well-formatted serial bus packets to be transmitted through PHY Interface module.

Control and Status Register: This module contains a set of registers, which store vital information meant to configure and program the device.

Receiver: The Receiver takes the incoming data from the Physical Interface module, checks its integrity and ultimately either stores the same into the Receive memory or discards the said packet and sets the appropriate Data Error Bit in the CSR, in case of a corrupt packet.

Cycle Timer and Monitor: This section comprises a Cycle Time Register, which is designed at par with IEEE 1394a-2000 standard. This Cycle Time Register holds the current time-stamp. The Cycle Monitor observes chip activity and handles scheduling of Isochronous data activity accordingly.

CRC Logic: Generates a 32-bit **Cyclic Redundancy Check** (CRC) sum value during transmission and checks the same during reception. This **CRC** is generated for the purpose of error detection of packets, for both header as well as data payload. The **CRC** polynomial is as shown below: $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{11} + X^{10} + X^{8} + X^{7} + X^{5} + X^{4} + X^{2} + X^{11} + 1$

Acceleration Controller: After every 125 µs, the device allows selective enabling or disabling of arbitration enhancements. Acceleration arbitration indicates start of Nominal Cycle.

Response Check: This module acts as a watchdog for errors that occur relative to different **Request** and **Response** packets in the **Asynchronous** mode of operation. As for example, it indicates errors such as **Response Data Error**, **Type Error**, **Conflict Error**, **Address Error** or **Mismatch In Data Length** of **Request** and **Response** packets.

LPS Block: The LPS output pin from the device requests the PHY to either enable or disable the PHY-Link Interface. The output characteristics of LPS, if provided by the Link, depend upon whether the interface mode is Differentiated or Undifferentiated. During Differentiated mode of operation, LPS shall be a pulsed output, whilst the Link is alive, whereas in Undifferentiated mode of operation, LPS remains permanently high, as long as the Link remains alive. In both modes, LPS remains low when Link is either inactive or shut down.

Interrupt Control: Available as an option for making the Host interrupt-driven. An Interrupt gets generated whenever any of the 26 bits in the Interrupt Target Register of the CSR gets set through internal logic. Some of the Interrupt types that the device can handle are: Good Packet Received, Header Error, Channel Invalid, Data Error, Format Error, Cycle Start, Cycle Lost, ATF Full, ITF Full, GRF Full, Subaction Gap and Broadcast Configuration Sent.

Contact: Email: info@siliconinterfaces.com Phone: (+91-22) 2491 3024; Fax: (+91-22) 2498 1379 In USA: (+1-408) 866 2458; Fax: (+1-408) 866 6586 In UK: (+44-20) 8543 4436; Fax: (+44-20) 8544 1311

Notice: Information in this document is indicative. Product specifications are subject to change without notice. *Silicon Interfaces*[®] shall not be responsible for direct, indirect or consequential damages that may accrue through typographical errors or otherwise. No license, expressed or implied to any intellectual property rights is granted by this document. Product names mentioned herein may be trademarks and/or registered trademarks of their respective owners. Rights are hereby acknowledged.

Silicon Interfaces®

a software and vlsi design center

Silicon Interfaces[®] is the world's answer to integrated solutions for Design Services needs for SOC, ASIC & FPGA for Wireless, Cable & Optical Networking, Fiber Channel & Inter-connect, Data Communications and Storage. Silicon Interfaces[®] is operating since 1990 primarily in USA, Europe and Pacific Rim.